BS EN 16603-50-14:2014



BSI Standards Publication

Space engineering — Spacecraft discrete interfaces



This British Standard is the UK implementation of EN 16603-50-14:2014.

The UK participation in its preparation was entrusted to Technical Committee ACE/68, Space systems and operations.

A list of organizations represented on this committee can be obtained on request to its secretary.

This publication does not purport to include all the necessary provisions of a contract. Users are responsible for its correct application.

© The British Standards Institution 2014. Published by BSI Standards Limited 2014

ISBN 978 0 580 84191 0

ICS 49.140

Compliance with a British Standard cannot confer immunity from legal obligations.

This British Standard was published under the authority of the Standards Policy and Strategy Committee on 30 September 2014.

Amendments/corrigenda issued since publication

Date Text affected

FN 16603-50-14

This is a preview of "BS EN 16603-50-14:20...". Click here to purchase the full version from the ANSI store.

EUROPÄISCHE NORM

September 2014

ICS 49.140

English version

Space engineering - Spacecraft discrete interfaces

Ingénierie spatiale - Interfaces électriques discrètes pour satellites

Raumfahrttechnik - Diskrete Schnittstellen in Raumfahrzeugen

This European Standard was approved by CEN on 1 March 2014.

CEN and CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration. Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the CEN-CENELEC Management Centre or to any CEN and CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CEN and CENELEC member into its own language and notified to the CEN-CENELEC Management Centre has the same status as the official versions.

CEN and CENELEC members are the national standards bodies and national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, Czech Republic, Denmark, Estonia, Finland, Former Yugoslav Republic of Macedonia, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, Netherlands, Norway, Poland, Portugal, Romania, Slovakia, Slovenia, Spain, Sweden, Switzerland, Turkey and United Kingdom.





CEN-CENELEC Management Centre: Avenue Marnix 17, B-1000 Brussels

Table of contents

Forew	ord		6	
1 Sco	ре		7	
2 Norı	mative :	references	8	
3 Terr	ns, defi	initions and abbreviated terms	9	
3.1		from other standards		
3.2	3.2 Terms specific to the present standard			
3.3	Abbre	10		
3.4	Conventions			
	3.4.1	Bit numbering convention	11	
	3.4.2	Timing diagram conventions	11	
	3.4.3	Signal and signal event naming convention	12	
	3.4.4	Signal timing and measurement references	13	
4 Gen	eral		14	
4.1	Introdu	uction	14	
4.2	Architectural concepts		14	
	4.2.1	Overview	14	
	4.2.2	General failure tolerance	15	
	4.2.3	Interface control during power cycling	16	
	4.2.4	Cross-strapping	17	
	4.2.5	Harness cross-strapping	18	
	4.2.6	Cable capacitance	21	
5 Ana	logue s	signal interfaces	22	
5.1	Overvi	iew	22	
5.2	Analog	Analogue signal monitor (ASM) interface		
	5.2.1	General	22	
	5.2.2	Analogue signal monitor interface	24	
5.3	Tempe	erature sensors monitor (TSM) interface	26	
	5.3.1	Overview	26	
	5.3.2	TSM acquisition layout	27	
	5.3.3	TSM acquisition resolution	27	
	5.3.4	TSM wire configuration	27	

6 Bi-le	vel disc	rete input interfaces	36
6.1	Bi-level	discrete monitor (BDM) interface	36
	6.1.1	Overview	36
	6.1.2	Bi-level discrete monitor interface	36
6.2	Bi-level	switch monitor (BSM) interface	38
	6.2.1	General principles	38
	6.2.2	Bi-level switch monitor interface	39
7 Puls	ed com	mand interfaces	41
7.1	High po	ower command (HPC) interfaces	41
	7.1.1	General principles	41
	7.1.2	High power command interface	41
	7.1.3	Low voltage high power command (LV-HPC) electrical characteristics	42
	7.1.4	High voltage high power command (HV-HPC) electrical characteristics	44
	7.1.5	High current high power command (HC-HPC) electrical characteristics	45
	7.1.6	Wiring type	46
	7.1.7	High power command interface arrangement	46
7.2	Low po	Low power command (LPC) interface	
	7.2.1	General	47
	7.2.2	Low power command interface	47
	7.2.3	LPC electrical characteristics	48
	7.2.4	Wiring type	49
	7.2.5	Interface arrangement	49
8 Seria	al digita	l interfaces	50
8.1	Forewo	rd	50
8.2	General principles of serial digital interfaces		
	8.2.1	Overview	50
	8.2.2	General requirements	51
8.3	16-bit input serial digital (ISD) interface		52
	8.3.1	16-bit input serial digital interface description	52
	8.3.2	Signals skew	52
	8.3.3	ISD interface timing specification	52
	8.3.4	16-bit input serial digital interface: signal description	55
8.4	16-bit output serial digital (OSD) interface description		57
	8.4.1	16-bit output serial digital interface description	57

	8.4.3	OSD interface timing specification	58		
	8.4.4	16-bit output serial digital interface signal description	59		
8.5	16-bit b	i-directional serial digital (BSD) interface description	61		
8.6	Serial digital interface electrical circuits description				
8.7	8.7 Balanced differential serial digital interface signals				
	8.7.1	Balanced differential serial digital interface - GATE_WRITE circuits	63		
	8.7.2	Balanced differential serial digital interface - DATA_CLK_OUT circuits	63		
	8.7.3	Balanced differential serial digital interface - DATA_OUT circuits	63		
	8.7.4	Balanced differential serial digital interface - DATA_IN circuits	64		
	8.7.5	Balanced differential serial digital interface - GATE_READ circuits	64		
8.8	Serial d	ligital interface circuit electrical characteristics	64		
	8.8.1	Introduction	64		
	8.8.2	Provisions	64		
Annex	A (info	rmative) Tailoring guidelines	68		
Bibliog	graphy		69		
Figure					
-		umbering convention			
-		ng diagram conventions			
		al timing and measurement references			
Figure 4-1: Architectural context of interfaces defined in this standard					
Figure 4	1-2: Gene	eral scheme of redundant unit's cross-strapping	17		
Figure 4	1-3: Exar	mple scheme for Single source – Dual receiver cross-strapping	19		
Figure 4	1-4: Exar	mple scheme for Dual source – Single receiver cross-strapping	20		
Figure 4	4-5: Cabl	e capacitance definitions	21		
Figure 8	5-1: Anal	ogue signal monitor (single ended source) interface arrangement	26		
Figure 5	5-2: Anal	ogue signal monitor (differential source) interface arrangement	26		
Figure 5	5-3: TSM	1 reference model	29		
Figure 5	5-4: Requ	uirement for $\Delta R_{th}/R_{th}$ as a function of R_{NORM} and R_{th} . $\Delta x = \pm 0.01$	29		
Figure 5	5-5: TSM	1 interface arrangement	31		
Figure 5	5-6: TSM	2 interface arrangement	33		
Figure 5	5-7: Exar	mple TSM1 and 4K3A354 thermistor	34		
Figure 5-8: Example TSM1 and YSI44907 thermistor					
Figure 5-9: Example TSM2 and PT1000 thermistor					
Figure 5	5-9: Exar	nple TSM2 and PT1000 thermistor	35		

Figure 7-1: HPC interface arrangement	46
Figure 7-2: LPC active signal output voltage vs. load current	48
Figure 7-3: LPC-P and LPC-S interface arrangement	49
Figure 8-1: 16-bit input serial digital (ISD) interface signal arrangement	52
Figure 8-2: 16-bit input serial digital (ISD) interface	53
Figure 8-3: 16-bit output serial digital (OSD) interface signal arrangement	57
Figure 8-4: 16-bit output serial digital (OSD) interface	58
Figure 8-5: 16-bit bi-directional serial digital interface signal arrangement	62
Figure 8-6: Balanced differential circuits for serial digital interfaces	63
Figure 8-7: Example of serial digital interface arrangement	65
Figure 8-8: Threshold levels for ECSS-E-50-14 differential circuits	67
Tables	
Table 5-1: Analogue signal monitor source circuit characteristics	24
Table 5-2 Analogue signal receiver circuit characteristics	25
Table 5-3: TSM1 source circuit characteristics	29
Table 5-4: TSM1 receiver circuit characteristics	30
Table 5-5: TSM2 source characteristics	32
Table 5-6: TSM2 receiver characteristics	32
Table 6-1: BDM source characteristics	37
Table 6-2: BDM receiver characteristics	37
Table 6-3: Switch source characteristics	39
Table 6-4: Switch receiver characteristics	40
Table 7-1: LV-HPC source characteristics	43
Table 7-2: LV-HPC receiver characteristics	43
Table 7-3: HV-HPC source characteristics	44
Table 7-4: HV-HPC receiver characteristics	45
Table 7-5: HC-HPC source characteristics	45
Table 7-6: HC-HPC receiver characteristics	46
Table 7-7: LPC source characteristics	48
Table 7-8: LPC receiver characteristics	49
Table 8-1: 16-bit input serial digital (ISD) interface characteristics	54
Table 8-2: t _b values	56
Table 8-3: 16-bit output serial digital (OSD) interface characteristics	59
Table 8-4: Serial digital interface electrical characteristics	66

Foreword

This document (EN 16603-50-14:2014) has been prepared by Technical Committee CEN/CLC/TC 5 "Space", the secretariat of which is held by DIN.

This standard (EN 16603-50-14:2014) originates from ECSS-E-ST-50-14C.

This European Standard shall be given the status of a national standard, either by publication of an identical text or by endorsement, at the latest by March 2015, and conflicting national standards shall be withdrawn at the latest by March 2015.

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. CEN [and/or CENELEC] shall not be held responsible for identifying any or all such patent rights.

This document has been prepared under a mandate given to CEN by the European Commission and the European Free Trade Association.

This document has been developed to cover specifically space systems and has therefore precedence over any EN covering the same scope but with a wider domain of applicability (e.g. : aerospace).

According to the CEN-CENELEC Internal Regulations, the national standards organizations of the following countries are bound to implement this European Standard: Austria, Belgium, Bulgaria, Croatia, Cyprus, Czech Republic, Denmark, Estonia, Finland, Former Yugoslav Republic of Macedonia, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, Netherlands, Norway, Poland, Portugal, Romania, Slovakia, Slovenia, Spain, Sweden, Switzerland, Turkey and the United Kingdom.

1 Scope

This standard specifies a common set of spacecraft onboard electrical interfaces for sensor acquisition and actuator control. The interfaces specified in this standard are the traditional point-to-point interfaces that are commonly used on modern spacecraft.

The interfaces specified in this standard include analogue and discrete digital interfaces used for status measurement and control, as well as point-to-point serial digital interfaces used for digital data acquisition and commanding of devices.

This standard specifies:

- interface signal identification;
- interface signal waveforms;
- signal timing requirements;
- signal modulation;
- voltage levels;
- input and output impedance;
- overvoltage protection requirements;
- bit ordering in digital data words;
- cabling requirements where appropriate.

This standard does not cover:

- connector requirements;
- digital data word semantics;
- message or block formats and semantics.

Connector requirements are not covered because these are normally mission or project specific. The goal of this standard is to establish a single set of definitions for these interfaces and to promote generic implementations that can be re-used throughout different missions.

When referred, the present standard is applicable as a complement of the already existing interface standards ANSI/TIA/EIA-422B-1994 and ITU-T Recommendation V.11 (Previously "CCITT Recommendation") – (03/93).

Guidance for tailoring of the present standard can be found in Annex A.

This Standard may be tailored for the specific characteristics and constraints of a space project in conformance with ECSS-S-T-00.