

For the Protection of Electrostatic Discharge Susceptible Items

Electrostatic Discharge Sensitivity Testing – Very Fast Transmission Line Pulse (VF-TLP) – Component Level



Electrostatic Discharge Association 7900 Turin Road, Bldg. 3 Rome, NY 13440

An American National Standard Approved November 12, 2007 This is a preview of "ANSI/ESD SP5.5.2-200...". Click here to purchase the full version from the ANSI store.

ANSI/ESD SP5.5.2-2007

ESD Association Standard Practice for the Protection of Electrostatic Discharge Susceptible Items –

Electrostatic Discharge Sensitivity Testing – Very Fast Transmission Line Pulse (VF-TLP) – Component Level

Approved September 16, 2007 ESD Association



CAUTION NOTICE	Electrostatic Discharge Association (ESDA) standards and publications are designed to serve the public interest by eliminating misunderstandings between manufacturers and purchasers, facilitating the interchangeability and improvement of products and assisting the purchaser in selecting and obtaining the proper product for his particular needs. The existence of such standards and publications shall not in any respect preclude any member or non-member of the Association from manufacturing or selling products not conforming to such standards and publications. Nor shall the fact that a standard or publication is published by the Association preclude its voluntary use by non-members of the Association whether the document is to be used either domestically or internationally. Recommended standards and publications are adopted by the ESDA in accordance with the ANSI Patent policy.
	Interpretation of ESDA Standards: The interpretation of standards in-so-far as it may relate to a specific product or manufacturer is a proper matter for the individual company concerned and cannot be undertaken by any person acting for the ESDA. The ESDA Standards Chairman may make comments limited to an explanation or clarification of the technical language or provisions in a standard, but not related to its application to specific products and manufacterers. No other person is authorized to comment on behalf of the ESDA on any ESDA Standard.
DISCLAIMER OF WARRANTIES	THE CONTENTS OF ESDA'S STANDARDS AND PUBLICATIONS ARE PROVIDED "AS-IS," AND ESDA MAKES NO REPRESENTATIONS OR WARRANTIES, EXPRESS OR IMPLIED, OF ANY KIND WITH RESPECT TO SUCH CONTENTS. ESDA DISCLAIMS ALL REPRESENTATIONS AND WARRANTIES, INCLUDING WITHOUT LIMITATION, WARRANTIES OF MERCHANTABILITY, FITNESS FOR PARTICULAR PURPOSE OR USE, TITLE AND NON- INFRINGEMENT.
DISCLAIMER OF GUARANTY	ESDA STANDARDS AND PUBLICATIONS ARE CONSIDERED TECHNICALLY SOUND AT THE TIME THEY ARE APPROVED FOR PUBLICATION. THEY ARE NOT A SUBSTITUTE FOR A PRODUCT SELLER'S OR USER'S OWN JUDGEMENT WITH RESPECT TO ANY PARTICULAR PRODUCT DISCUSSED, AND ESDA DOES NOT UNDERTAKE TO GUARANTY THE PERFORMANCE OF ANY INDIVIDUAL MANUFACTURERS' PRODUCTS BY VIRTUE OF SUCH STANDARDS OR PUBLICATIONS. THUS, ESDA EXPRESSLY DISLAIMS ANY RESPONSIBILITY FOR DAMAGES ARISING FROM THE USE, APPLICATION, OR RELIANCE BY OTHERS ON THE INFORMATION CONTAINED IN THESE STANDARDS OR PUBLICATIONS.
LIMITATION ON ESDA's LIABILITY	NEITHER ESDA, NOR ITS MEMBERS, OFFICERS, EMPLOYEES OR OTHER REPRESENTATIVES WILL BE LIABLE FOR DAMAGES ARISING OUT OF OR IN CONNECTION WITH THE USE OR MISUSE OF ESDA STANDARDS OR PUBLICATIONS, EVEN IF ADVISED OF THE POSSIBILITY THEROF. THIS IS A COMPREHENSIVE LIMITATION OF LIABILITY THAT APPLIES TO ALL DAMAGES OF ANY KIND, INCLUDING WITHOUT LIMITATION, LOSS OF DATA, INCOME OR PROFIT, LOSS OF OR DAMAGE TO PROPERTY AND CLAIMS OF THIRD PARTIES.

Published by:

Electrostatic Discharge Association 7900 Turin Road, Bldg. 3 Rome, NY 13440

Copyright © 2008 by ESD Association All rights reserved

No part of this publication may be reproduced in any form, in an electronic retrival system or otherwise, without the prior written permission of the publisher.

Printed in the United States of America

ISBN: 1-58537-144-0

(This foreword is not part of ESD Association Standard Practice ANSI/ESD SP5.5.2-2007)

FOREWORD

This standard practice defines a method for pulse testing to evaluate the voltage current response of the component under test. This technique is known as "transmission line pulse" (TLP) testing.

Interest in very fast transmission line pulse (VF-TLP) testing is growing rapidly in the testing of electronic components in the semiconductor industry. VF-TLP testing techniques are being used for semiconductor process development, device and circuit design. This technique or practice is being utilized on products in both wafer level and packaged environments. VF-TLP testing is used as an ESD characterization tool to obtain voltage-current pulse characterization parameters, failure levels, and ESD metrics. The VF-TLP technique is being used today as a standard measurement for ESD devices. The VF-TLP system to the ESD engineer is becoming a tool as critical as the "parameter analyzer" is to the semiconductor engineer.

Today there is no industrial standard or specification to best describe VF-TLP testing. This document is intended to serve as an interim step toward establishment of a VF-TLP specification for the industry. Today, the majority of systems are designed by engineers in a laboratory environment. As of this writing, a number of commercial VF-TLP systems have been marketed in the industry. Hence it is clear a VF-TLP specification is needed for the TLP vendors, semiconductor industry and product customers to be able to make valid data comparisons. With the usage of VF-TLP data for ESD characterization, technology benchmarking, and product quality evaluation, there is a growing need to have standard methodologies, failure criteria, and means of reporting to allow dialogue between semiconductor suppliers, vendors, and product customers.

This document defines the standard practice used today in the semiconductor industry for VF-TLP testing method and techniques in both industrial and academic institutions. (This document is intended to be used by electrical technicians, electrical engineers, semiconductor process and device engineers, ESD reliability and quality engineers, and circuit designers.) The document is to act as an educational guide, a learning document, and as a reference for the practices being used today. The values stated in the document are guidelines, not specifications. The values stated are the majority consensus of the contributors from both industry and academic environments.

The context of this document is the application of VF-TLP techniques for the electrical characterization of semiconductor components. These semiconductor components can be single devices, a plurality of devices, integrated circuits, or semiconductor chips. This methodology is relevant to both active and passive elements. This test method is applicable to diodes, MOSFET devices, bipolar transistors, resistors, capacitors, inductors, contacts, vias, wire interconnects and related components.

This standard practice was processed and approved for submittal to the ESD Association Standards Committee by the 5.5 Device Testing (TLP) Subcommittee in 2006. At that time, the 5.5 Device Testing (TLP) Subcommittee had the following members:

Dr. Steven H. Voldman, LLC VF-TLP Chairman

Leo G. Henry VF-TLP Co-Chair ESD TLP Consultants Robert Ashton White Mountain Labs, Inc.

Mike Chaine

Micron Technology, Inc.

Mike Hopkins

Thermo Keytek

Nathaniel M. Peachey

RF Micro Devices (RFMD)

Jon Barth Barth Electronics, Inc.

David Bennett Thermo Electron Corporation

> Evan Grund Oryx Instruments, Inc.

Douglas J. Miller Sandia National Laboratories

> Wolfgang Stadler Infineon Technologies

Larry Ting Texas Instruments, Inc. Horst Gieser Fraunhofer IZM

Tim Maloney Intel Corporation

Ravindra Narayan LSI Logic Corporation

Scott Ward Cypress Semiconductor

The following individuals made significant contributions to this document:

Karen Shrier, CEO Electronic Polymers, Inc.

> Heinrich Wolf Fraunhofer IZM

Brenda McCaffrey White Mountain Labs Kathy Muhonen RF Micro Devices (RFMD)

Roger Watkins Oryx Instruments Corporation

TABLE OF CONTENTS

1.0 SCOPE AND PURPOSE	.1
1.1 Scope	.1
1.2 Purpose	.1
2.0 REFERENCED PUBLICATIONS	.1
3.0 DEFINITIONS	.1
4.0 SAFETY	.1
4.1 Personnel Safety	.1
5.0 EQUIPMENT	.2
5.1 OSCILLOSCOPE	.2
5.2 VOLTAGE PROBE	.2
5.3 CURRENT PROBE	.2
5.4 TRANSMISSION LINE	.2
5.5 HIGH VOLTAGE POWER SUPPLY	.2
5.6 HIGH VOLTAGE SWITCH	.2
5.7 Attenuator	.2
5.8 RISE TIME FILTER	.3
6.0 VF-TLP WAVEFORM PARAMETERS	.3
6.1 General Waveform Parameters	.3
6.2 TLP WAVEFORM (AT PULSE GENERATOR)	.4
6.3 VF-TLP MEASURED WAVEFORM PARAMETERS	.5
7.0 TEST REQUIREMENTS AND PROCEDURES	.8
7.1 ERROR CORRECTION	8
7.2 Tester Error Correction Methodology	.8
7.3 Tester Verification Methodology	.9
7.4 VF-TLP TEST PROCEDURE	10
8.0 FAILURE CRITERIA	13
8.1 LEAKAGE CURRENT MEASUREMENT	13
8.2 LEAKAGE TEST VOI TAGE	13
8.3 DOCUMENTATION	13
ANNEX A: VF-TLP GENERAL GUIDANCE	14
A.1 WAVEFORM GUIDANCE	14
ANNEX B: VF-TLP DESIGN GUIDELINES	15
B.1 VERY FAST TRANSMISSION LINE CABLE-BASED SYSTEM	15
B.2 Commercial Pulse Source-Based System	15

B.3	VF-TLP METHODS AND SYSTEM CLASSIFICATION	15
B.4	VF-TLP TEST SYSTEM INFLUENCES	18
ANNEX	X C: VF-TLP PULSE WAVEFORMS	19
C.1	TIME DOMAIN REFLECTION (TDR) PULSE WAVEFORMS	19
C.2	TIME DOMAIN TRANSMISSION (TDT) PULSE WAVEFORMS	21
C.3	TIME DOMAIN REFLECTION AND TRANSMISSION (TDRT) PULSE WAVEFORMS	27

FIGURES

Figure 1: VF-TLP Waveform Parameter Illustration of Maximum Overshoot, Plateau and
Ringing Duration7
Figure 2: Flow Diagram for the VF-TLP Component Test Procedure
Figure 3: Illustration of VF-TLP Pulse Sequence
Figure 4: Time Domain Reflection (TDR) VF- TLP16
Figure 5: Time Domain Transmission (TDT) VF-TLP17
Figure 6: Time Domain Reflection and Transmission (TDRT) VF-TLP17
Figure 7: Time Domain Reflection (TDR) VF-TLP Voltage Waveform into a Short Circuit19
Figure 8: Time Domain Reflection (TDR) VF-TLP Current Waveform into a Short Circuit20
Figure 9: Time Domain Reflection (TDR) VF-TLP Voltage Waveform into an Open Circuit20
Figure 10: Time Domain Reflection (TDR) VF-TLP Current Waveform into an Open Circuit21
Figure 11: Time Domain Transmission (TDT) VF-TLP Voltage Waveform of Incident Pulse into
an Open Circuit22
Figure 12: Time Domain Transmission (TDT) VF-TLP Current Waveform of Incident Pulse into
an Open Circuit22
Figure 13: Time Domain Transmission (TDT) VF-TLP Current Waveform of Transmitted Pulse
into an Open Circuit23
Figure 14: Time Domain Transmission (TDT) VF-TLP Voltage Waveform of Incident and
Reflected Pulse into a Short Circuit24
Figure 15: Time Domain Transmission (TDT) VF-TLP Current Waveform of Incident and
Reflected Pulse into a Short Circuit25
Figure 16: Time Domain Transmission (TDT) VF-TLP Voltage Waveform of the Transmitted
Pulse into a Short Circuit
Figure 17: Time Domain Reflection and Transmission (TDRT) VF-TLP Voltage Waveform of
Incident and Reflected Pulse into an Open Circuit27
Figure 18: Time Domain Reflection and Transmission (TDRT) VF-TLP Current Waveform of
Incident and Reflected Pulse into an Open Circuit28
Figure 19: Time Domain Reflection and Transmission (TDRT) VF-TLP Voltage Waveform of
Transmitted Pulse into an Open Circuit
Figure 20: Time Domain Reflection and Transmission (TDRT) VF-TLP Voltage Waveform of
Incident Pulse into a Short Circuit
Figure 21: Time Domain Reflection and Transmission (TDRT) VF-TLP Current Waveform of
Incident Pulse into a Short Circuit
Figure 22: Time Domain Reflection and Transmission (TDRT) VF-TLP Voltage Waveform of
Transmitted Pulse into a Short Circuit

TABLES

Table 1:	VF-TLP Pulse Parameters (at the Pulse Source)	3
Table 2:	VF-TLP Measured Current and Voltage Pulse Parameters (from the Current and/or	
Volta	ge Probes)	5
Table 3:	VF-TLP Methodologies and Parameters	16

ESD Association Standard Practice

ANSI/ESD SP5.5.2-2007

ESD Association Standard Practice for Electrostatic Discharge (ESD) Sensitivity Testing – Very Fast Transmission Line Pulse (VF-TLP) – Component Level

1.0 SCOPE AND PURPOSE

1.1 Scope

The scope and focus of this document pertains to very fast transmission line pulse (VF-TLP) testing techniques of semiconductor components.

1.2 Purpose

The purpose of the document is to establish guidelines and standard practices presently used by development, research, and reliability engineers in both universities and industry for VF-TLP testing. This document explains a methodology for both testing and reporting information associated with VF-TLP testing.

2.0 REFERENCED PUBLICATIONS

Unless otherwise specified, the following documents of the latest issue, revision or amendment form a part of this standard to the extent specified herein:

ESD ADV1.0, ESD Association's Glossary of Terms¹

ANSI/ESD STM5.1, Human Body Model (HBM) – Component Level¹

ESD DS5.2, Machine Model (MM) – Component Level¹

ESD DS5.3.1, Charged Device Model (CDM) – Component Level¹

ANSI/ESD SP5.5.1, Transmission Line Pulse (TLP) Component Level¹

3.0 DEFINITIONS

The following definitions are in addition to those found in ESD ADV 1.0, ESD Association's Glossary of Terms:

Very Fast Transmission Line Pulse (VF-TLP). A rectangular current pulse formed by discharging a charged transmission line cable. In this document, VF-TLP refers to any rectangular pulse formed from any pulse source with a fast rise time and short pulse width.

Very Fast Transmission Line Pulse Test System. A test system that applies a rectangular pulse to a device under test and allows measurement of device electrical characteristics during a pulsed state. The system typically measures current and voltage across the device, as well as leakage current after VF-TLP pulse application.

4.0 SAFETY

4.1 Personnel Safety

The procedures and equipment described in this document may expose personnel to hazardous electrical conditions. Users of this document are responsible for selecting equipment that complies with applicable laws, regulatory codes and external and internal policy. Users are cautioned that this document cannot replace or supersede any requirements for personnel safety.

Ground Fault Circuit Interrupters (GFCI) and other safety protection should be considered wherever personnel might come in contact with electrical sources.

¹ ESD Association, 7900 Turin Rd., Bldg. 3, Rome, NY 13440; Ph: 315-339-6937; FAX: 315-339-6793; <u>www.esda.org</u>