

STANDARD

11518-1

First edition  
1995-06-01

---

---

**Information technology —  
High-Performance Parallel Interface —**

**Part 1:**

Mechanical, electrical and signalling protocol  
specification (HIPPI-PH)

*Technologies de l'information — Interface parallèle à haute  
performance —*

*Partie 1: Spécification du protocole mécanique, électrique et de  
signalisation (HIPPI-PH)*



Reference number  
ISO/IEC 11518-1:1995(E)

<b>Contents</b>	<b>Page</b>
Foreword .....	v
Introduction .....	vi
1 Scope.....	1
2 Definitions, editorial conventions, and abbreviations.....	1
3 HIPPI structure.....	2
3.1 Configuration characteristics.....	2
3.2 Logical framing hierarchy.....	2
4 Service interface.....	2
4.1 Service primitives.....	2
4.2 Sequences of primitives .....	3
4.3 Service primitives summary.....	3
4.4 Operational sequences .....	3
4.5 Initiate connection service primitives .....	4
4.6 Complete the connection service primitives.....	4
4.7 Flow control service primitives .....	5
4.8 Packet service primitives.....	6
4.9 Data transfer service primitives.....	7
4.10 Hangup service primitives.....	7
4.11 Control service primitives.....	8
4.12 Status service primitives .....	9
5 Interface format and signals .....	10
5.1 Physical framing hierarchy.....	10
5.2 Data rate options.....	11
5.3 Usage of signals .....	11
5.4 Error detection.....	13
6 State transitions .....	14
6.1 State exit.....	14
6.2 Interlocks.....	14
6.3 Source READY pseudo-code.....	14
6.4 Destination READY pseudo-code .....	14
6.5 Source pseudo-code.....	15
6.6 Destination pseudo-code .....	18
7 Timing.....	21
7.1 Source CLOCK signal.....	21
7.2 Destination CLOCK signal.....	22
7.3 DATA BUS and PARITY BUS timing .....	22
7.4 Source control signals.....	22
7.5 I-Field information.....	22
7.6 LLRC .....	22
7.7 Destination control signals.....	22
7.8 Source wait gaps.....	22
7.9 Destination wait gaps.....	22
8 Physical characteristics.....	23
8.1 Differential circuit characteristics.....	23
8.2 INTERCONNECT signal characteristics .....	24
8.3 Ground signals .....	24
8.4 Reserved signals .....	24
8.5 Cable specifications .....	24
8.6 Cable grounding.....	25
8.7 Connector specifications.....	25
8.8 Connector pin assignments.....	25

© ISO/IEC 1995

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the publisher.

ISO/IEC Copyright Office • Case postale 56 • CH-1211 Genève 20 • Switzerland  
Printed in Switzerland

<b>Annex A</b>	Waveform examples .....	29
<b>A.1</b>	Introduction .....	29
<b>A.2</b>	Connection and start packet.....	29
<b>A.3</b>	End burst, start burst.....	30
<b>A.4</b>	End burst, end packet, start packet, start burst .....	31
<b>A.5</b>	End burst, end packet, disconnect .....	31
<b>A.6</b>	Illegal end termination .....	32
<b>A.7</b>	Rejected connection sequence.....	32
<b>A.8</b>	Aborted connection sequence .....	33
<b>Annex B</b>	Implementation suggestions .....	34
<b>B.1</b>	Data rate option control .....	34
<b>B.2</b>	Source READY counter .....	34
<b>B.3</b>	I-Field sampling.....	34
<b>B.4</b>	Short bursts.....	34
<b>B.5</b>	Switching and the I-Field.....	35
<b>B.6</b>	Byte ordering.....	35
<b>Annex C</b>	Error checking .....	36
<b>C.1</b>	Byte parity.....	36
<b>C.2</b>	LLRC .....	36
<b>C.3</b>	Burst length check .....	36
<b>C.4</b>	Sample LLRC circuit.....	36
<b>Annex D</b>	Propagation delay calculation example .....	38
<b>D.1</b>	CLOCK.....	38
<b>D.2</b>	Loading data .....	38
<b>D.3</b>	Cable skew .....	38
<b>D.4</b>	Setup time .....	38
<b>D.5</b>	Hold time .....	38
<b>D.6</b>	Tuning delay.....	38
<b>Annex E</b>	Component options .....	40
<b>E.1</b>	Cable availability and colour coding.....	40
<b>E.2</b>	Cable lengths .....	40
<b>E.3</b>	Connector alignment guide.....	40
<b>E.4</b>	Maximum connector footprint.....	40
<b>E.5</b>	Connector availability.....	40
<b>E.6</b>	Connector jackscrew torque.....	40
<b>E.7</b>	Line driver and receiver availability .....	40
	Alphabetical index.....	43

## Tables

<b>Table 1</b>	Data rate options.....	11
<b>Table 2</b>	Connector pin assignments.....	26
<b>Table B.1</b>	Byte assignments.....	35
<b>Table E.1</b>	Connector wire assignments.....	41

## Figures

<b>Figure 1</b>	Control hierarchy.....	vi
<b>Figure 2</b>	Logical framing hierarchy.....	2
<b>Figure 3</b>	HIPPI-PH service interface.....	2
<b>Figure 4</b>	Initiate the connection service primitives.....	4
<b>Figure 5</b>	Complete the connection service primitives.....	4
<b>Figure 6</b>	Flow control service primitives.....	5
<b>Figure 7</b>	Packet service primitives.....	6
<b>Figure 8</b>	Data transfer service primitives.....	7
<b>Figure 9</b>	Hangup service primitives.....	7
<b>Figure 10</b>	Control service primitives.....	8
<b>Figure 11</b>	Status service primitives.....	9
<b>Figure 12</b>	Physical framing hierarchy.....	10
<b>Figure 13</b>	Interface signal summary.....	10
<b>Figure 14</b>	Data packing.....	12
<b>Figure 15</b>	Source READY flow diagram.....	14
<b>Figure 16</b>	Destination READY flow diagram.....	14
<b>Figure 17</b>	Source flow diagram.....	16
<b>Figure 18</b>	Destination flow diagram.....	19
<b>Figure 19</b>	Source driven signals at the Source.....	21
<b>Figure 20</b>	Source driven signals at the Destination.....	21
<b>Figure 21</b>	Differential circuit.....	23
<b>Figure 22</b>	INTERCONNECT circuit.....	24
<b>Figure 23</b>	Cable connector – tabs.....	27
<b>Figure 24</b>	Bulkhead connector – receptacle.....	28
<b>Figure A.1</b>	Typical HIPPI-PH waveforms.....	29
<b>Figure A.2</b>	Connect, start packet, start burst.....	30
<b>Figure A.3</b>	End burst, start burst.....	30
<b>Figure A.4</b>	End burst, end packet, start packet, start burst.....	31
<b>Figure A.5</b>	End burst, end packet, disconnect.....	31
<b>Figure A.6</b>	Illegal end termination.....	32
<b>Figure A.7</b>	Rejected connection sequence.....	32
<b>Figure A.8</b>	Aborted connection sequence.....	33
<b>Figure B.1</b>	Physical layer switching.....	35
<b>Figure B.2</b>	Switching with intermediate nodes.....	35
<b>Figure B.3</b>	Ordered byte stream mapping.....	35
<b>Figure B.4</b>	Bit significance within byte 0.....	35
<b>Figure C.1</b>	Parity and LLRC example.....	37
<b>Figure C.2</b>	Representative LLRC circuit.....	37
<b>Figure D.1</b>	Propagation delay example block diagram.....	39
<b>Figure E.1</b>	Connector alignment guide.....	42
<b>Figure E.2</b>	Maximum connector footprint.....	42

## Foreword

ISO (the International Organization for Standardization) and IEC (the International Electrotechnical Commission) form the specialized system for worldwide standardization. National bodies that are members of ISO or IEC participate in the development of International Standards through technical committees established by the respective organization to deal with particular fields of technical activity. ISO and IEC technical committees collaborate in fields of mutual interest. Other international organizations, governmental and non-governmental, in liaison with ISO and IEC, also take part in the work.

In the field of information technology, ISO and IEC have established a joint technical committee, ISO/IEC JTC 1. Draft International Standards adopted by the joint technical committee are circulated to national bodies for voting. Publication as an International Standard requires approval by at least 75 % of the national bodies casting a vote.

International Standard ISO/IEC 11518-1 was prepared by Joint Technical Committee ISO/IEC JTC 1, *Information technology*, Subcommittee SC 25, *Interconnection of information technology equipment*.

ISO/IEC 11518 consists of the following parts, under the general title *Information technology — High-Performance Parallel Interface*:

- *Part 1: Mechanical, electrical and signalling protocol specification (HIPPI-PH)*
- *Part 2: Framing Protocol (HIPPI-FP)*
- *Part 3: Encapsulation of ISO 8802-3 — Logical link control protocol data units (HIPPI-LE)*
- *Part 4: Mapping of HIPPI to IPI device generic command sets (HIPPI-IPI)*
- *Part 5: Memory Interface (HIPPI-MI)*
- *Part 6: Physical Switch Control (HIPPI-SC)*

Annexes A to E of this part of ISO/IEC 11518 are for information only.


## Introduction

This part of ISO/IEC 11518 defines the physical layer of an efficient simplex high-performance point-to-point interface operating at speeds of 800 or 1 600 Mbit/s. The -PH abbreviation stands for "physical layer".

Characteristics of this HIPPI physical layer interface include

- point-to-point connections use one or two copper twisted-pair cables for distances of up to 25 m.
- the HIPPI-PH is a simplex interface, capable of transferring data in one direction only. Two HIPPI-PHs may be used to implement a full-duplex interface.
- data transfers are performed and flow controlled in increments of bursts, each burst normally containing 256 words.
- signalling and control sequences are kept simple, and a look-ahead flow control is used, to allow average transfer rates for large file transfers to approach the peak transfer rate, even over distances longer than specified for the HIPPI-PH cables.
- the HIPPI-PH provides support for low-latency, real-time, and variable size packet transfers.
- the HIPPI-PH is designed to facilitate use in a circuit-switched environment. In support of this feature, a limited information field is available for subdevice addressing or other nonspecified control functions during the connection phase of operation. One round-trip cable delay is required to establish or terminate a connection.
- the HIPPI-PH is also designed to transmit multiple packets after a connection has been established. No round-trip cable delays are required between packets.

Figure 1 shows the interrelationship of the different clauses of this part of ISO/IEC 11518. The upper-layer protocols and station management protocols are not covered in this part of ISO/IEC 11518.



**Figure 1 – Control hierarchy**